

**JYOTHISHMATHI INSTITUTE OF TECHNOLOGY & SCIENCE-27**  
Nustulapur, Karimnagar – 505 481.

**Date: 02-04-2014**

**M.Tech.- I Year - II SEM. (2013 ADMITTED BATCH)**  
**FIRST Mid-Examinations, APRIL - 2014**

<b>Date &amp; Day</b>	<b>CSE</b>	<b>CS</b>	<b>SE</b>	<b>CNIS</b>	<b>Examination Timings</b>
15-04-2014 (Tuesday) (F.N)	Advanced Network Programming	Advanced Network Programming	Software Architecture and Design Patterns	Ad hoc and Sensor Networks	10-00 A.M. To 12-00 Noon.
16-04-2014 (Wednesday) (F.N)	Advanced Databases	Advanced Databases	Software Process & Project Management	Applications of Networks Security	10-00 A.M. To 12-00 Noon.
17-04-2014 (Thursday) (F.N)	Web Services and Service Oriented Architecture	Web Services and Service Oriented Architecture	Software Quality Assurance & Testing	Information Security Management & Standard	10-00 A.M. To 12-00 Noon
17-04-2014 (Thursday) (A.N)	Grid and Cloud Computing	Wireless Networks & Mobile Computing	Component Based Software Engineering	Wireless Networks & Mobile Computing	02-00 P.M. To 04-00 P.M.
19-04-2014 (Saturday) (F.N)	Advanced Data Mining (Elec – III)	Advanced Data Mining (Elec – III)	Cloud Computing (Elec – IV)	Cloud Computing (Elec – IV)	10-00 A.M. To 12-00 Noon.
19-04-2014 (Saturday) (A.N)	Information Retrieval Systems (Elec – IV)	Information Retrieval Systems (Elec – IV)	Information Retrieval Systems (Elec – III)	Mobile Application Development using J2ME and Android (Elec – III)	02-00 P.M. To 04-00 P.M.

Verified by      Exam Branch      CSE-HOD

Officer-In-charge of Exam Branch

DIRECTOR

PRINCIPAL

Copy to:

1. The Administrative Officer.
2. The HOD's of CSE
3. The Notice Board.
4. Circulation to above classes.
5. The Examination Branch.

**JYOTHISHMATHI INSTITUTE OF TECHNOLOGY & SCIENCE-27**  
Nustulapur, Karimnagar – 505 481.

**Date: 02-04-2014**

**M.Tech.- I Year - II SEM. (2013 ADMITTED BATCH)**  
**FIRST Mid-Examinations, APRIL - 2014**

<b>Date &amp; Day</b>	<b>VLSI – DESIGN</b>	<b>DSCE</b>	<b>EMB – SYS.</b>	<b>PE</b>	<b>Examination Timings</b>
15-04-2014 (Tuesday) (F.N)	Low Power VLSI Design	Low Power VLSI Design	Hardware Software Co – Design	Power Electronic Converters – II	10-00 A.M. To 12-00 Noon.
16-04-2014 (Wednesday) (F.N)	CAD for VLSI Circuits	Advanced Computer Architecture	Wireless Communications & Networks (Elec – III)	Power Electronic Control of AC Drives	10-00 A.M. To 12-00 Noon.
17-04-2014 (Thursday) (F.N)	Design for Testability	Design for Testability	Embedded Networking	Flexible AC Transmission Systems (FACTS)	10-00 A.M. To 12-00 Noon
17-04-2014 (Thursday) (A.N)	CMOS Mixed Signal Circuit Design	Embedded Real Time Operating Systems	CPLD & FPGA Architectures & Applications	Neural Networks & Fuzzy Systems	02-00 P.M. To 04-00 P.M.
19-04-2014 (Saturday) (F.N)	Digital Signal Processors & Architectures (Elec – III)	Digital Signal Processors & Architectures (Elec – IV)	Digital Signal Processors & Architectures	Digital Control Systems (Elec – III)	10-00 A.M. To 12-00 Noon.
19-04-2014 (Saturday) (A.N)	System on Chip Architecture (Elec – IV)	System on Chip Architecture (Elec-III)	System on Chip Architecture (Elec – IV)	Renewable Energy Systems (Elec – IV)	02-00 P.M. To 04-00 P.M.

Verified by    Exam Branch    ECE-HOD            EEE-HOD            Officer-In-charge of Exam Branch            DIRECTOR    PRINCIPAL

Copy to:

1. The Administrative Officer.
2. The HOD's of ECE & EEE
3. The Notice Board.
4. Circulation to above classes.
5. The Examination Branch.