

**JYOTHISHMATHI INSTITUTE OF TECHNOLOGY & SCIENCE-27**  
Nustulapur, Karimnagar – 510 481.

**Date: 14-09-2015**

**End Examination Time Table of**  
**M.Tech. I Year II Sem. (R13-Regular)(2014 Batch) October-2015**  
**Academic Year 2014-15**

**Examination Timings-10-00 AM To 01-00 PM**

<b>Date &amp; Day</b>	<b>CSE-58</b>	<b>CS-05</b>	<b>SE-25</b>	<b>CNIS-78</b>
05-10-2015 (Monday)	Advanced Network Programming	Advanced Network Programming	Software Architecture and Design Patterns	Wireless Networks & Mobile Computing
07-10-2015 (Wednesday)	Advanced Databases	Web Services and Service Oriented Architecture	Software Process & Project Management	Applications of Networks Security
09-10-2015 (Friday)	Web Services and Service Oriented Architecture	Advanced Databases	Software Quality Assurance & Testing	Information Security Management & Standard
13-10-2015 (Tuesday)	Grid and Cloud Computing	Wireless Networks & Mobile Computing	Component Based Software Engineering	Ad hoc and Sensor Networks
15-10-2015 (Thursday)	Advanced Data Mining (Elec – III)	Advanced Data Mining (Elec – III)	Information Retrieval Systems (Elec – III)	Mobile Application Development using J2ME and Android (Elec – III)
17-10-2015 (Saturday)	Information Retrieval Systems (Elec – IV)	Information Retrieval Systems (Elec – IV)	Cloud Computing (Elec – IV)	Cloud Computing (Elec – IV)

Verified by

CSE-HOD

Officer-In-charge of Exam Branch

DIRECTOR

PRINCIPAL

# JYOTHISHMATHI INSTITUTE OF TECHNOLOGY & SCIENCE-27

Nustulapur, Karimnagar – 510 481.

Date: 14-09-2015

## End Examination Time Table of M.Tech. I Year II Sem. (R13-Regular)(2014 Batch) October-2015 Academic Year 2014-15

Examination Timings-10-00 AM To 01-00 PM

Date & Day	VLSI – DESIGN-57	DS & CE-06	EMB-SYS-55
05-10-2015 (Monday)	Low Power VLSI Design	Advanced Computer Architecture	Hardware Software Co – Design
07-10-2015 (Wednesday)	CMOS Mixed Signal Circuit Design	Low Power VLSI Design	CPLD & FPGA Architectures & Applications
09-10-2015 (Friday)	CAD for VLSI Circuits	Embedded Real Time Operating Systems	Embedded Networking
13-10-2015 (Tuesday)	Design for Testability	Design for Testability	Digital Signal Processors & Architectures
15-10-2015 (Thursday)	Digital Signal Processors & Architectures (Elec – III)	System on Chip Architecture (Elec-III)	Wireless Communications & Networks (Elec – III)
17-10-2015 (Saturday)	System on Chip Architecture (Elec – IV)	Digital Signal Processors & Architectures (Elec – IV)	System on Chip Architecture (Elec – IV)

Verified by

ECE-HOD

Officer-In-charge of Exam Branch

DIRECTOR

PRINCIPAL

**JYOTHISHMATHI INSTITUTE OF TECHNOLOGY & SCIENCE-27**  
Nustulapur, Karimnagar – 510 481.

**Date: 14-09-2015**

**End Examination Time Table of**  
**M.Tech. I Year II Sem. (R13-Regular)(2014 Batch) October-2015**  
**Academic Year 2014-15**

**Examination Timings-10-00 AM To 01-00 PM**

<b>Date &amp; Day</b>	<b>PE-43</b>	<b>EPS-07</b>
05-10-2015 (Monday)	Power Electronic Converters – II	Power System Dynamics
07-10-2015 (Wednesday)	Flexible AC Transmission Systems (FACTS)	Flexible AC Transmission Systems (FACTS)
09-10-2015 (Friday)	Power Electronic Control of AC Drives	Power System Operation & Deregulation
13-10-2015 (Tuesday)	Neural Networks & Fuzzy Systems	AI Techniques in Electrical Power Engineering
15-10-2015 (Thursday)	Digital Control Systems (Elec – III)	Gas Insulated Systems (Elec – III)
17-10-2015 (Saturday)	Renewable Energy Systems (Elec – IV)	Power System Reliability (Elec – IV)

Verified by

EEE-HOD

Officer-In-charge of Exam Branch

DIRECTOR

PRINCIPAL