


JYOTHISHMATHI INSTITUTE OF TECHNOLOGY & SCIENCE

MICRO PROCESSORS & MICRO CONTROLLERS


MEMORY INTERFACING

D. Pushpalatha




MEMORY INTERFACING

ROM Interfacing



ROM Interfacing

- ▶ Port 0 : Is used as multiplexed data & address lines it gives lower order (A₇– A₀) 8 bit address in initial T cycles and higher order (A₈– A₁₅) used as data bus.
 - ▶ 8 bit address is latched using external latch & ALE signal from 8051.
- 

ROM Interfacing

- ▶ Port 2 : provides higher order ($A_{15} - A_8$) 8 bit address.

PSEN' is used to activate the output enable signal of external ROM/EPROM.

8k x 8k ROM

