JYOTHISHMATHI INSTITUTE OF TECHNOLOGY & SCIENCE


MICRO PROCESSORS & MICRO CONTROLLERS

MEMORY INTERFACING

D. Pushpalatha

MEMORY INTERFACING

ROM Interfacing



ROM Interfacing

- Port 0 : Is used as multiplexed data & adress lines it gives lower order (A7- A0) 8 bit address in initial T cycles and higher order (A8- A15) used as data bus.
- 8 bit address is latched using external latch & ALE signal from 8051.

ROM Interfacing

- Port 2 : provides higher order (A15 A8) 8 bit address.
 - PSEN' is used to activate the output enable signal of external ROM/EPROM.

| Address De | Map) | for | 8k x | 8 F | ROM | | | | | | | | | | | |
|------------|----------|----------|----------|----------|----------|----------|-------|----|-------|-------|----------------|----------------|----------------|----------------|-------|-------|
| Address | A_{15} | A_{14} | A_{13} | A_{12} | A_{11} | A_{10} | A9 A8 | A7 | A_6 | A_5 | \mathbb{A}_4 | \mathbb{A}_3 | \mathbb{A}_2 | \mathbb{A}_1 | Ao | HEX |
| | | | | | | | | | | | | | | | | adrs. |
| starting | 0 | 0 | 0 | 0 | 0 | 0 | 0 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000H |
| end | 0 | 0 | 0 | 1 | 1 | 1 | 1 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1FFFH |
| Address De | ory | Map) | for | 8k x | 8 F | RAM | | | | | | | | | | |
| Address | A_{15} | A_{14} | A_{13} | A_{12} | A_{11} | A_{10} | A9 A8 | A7 | A_6 | A_5 | \mathbb{A}_4 | \mathbb{A}_3 | \mathbb{A}_2 | \mathbb{A}_1 | A_0 | HEX |
| | | | | | | | | | | | | | | | | adrs. |
| starting | 1 | 1 | 1 | 0 | 0 | 0 | 0 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | E000H |
| | | | | | | | | | | | | | | | | |

8k x 8k ROM

